Select Goal &
City
Select Goal
Explore
Universities Applied
Sort By:
all
shortlisted
Academics & Work Experience
Undergrad Details
Electronics and Communication Engineering
Pesit
7.28
Aggregate score and pattern
Skills(7)
Front End Vlsi
Verilog HDL
System Verilog
Digital Circuit Design
Verilog
Cadence Orcad Capture Cis
Cadence EDA Tool
SUBSCRIBE TO OUR NEWS LETTER
COLLEGE NOTIFICATIONSEXAM NOTIFICATIONSNEWS UPDATES
Download the Collegedunia app on 
© 2025 Collegedunia Web Pvt. Ltd. All Rights Reserved