Select Goal &
City
Select Goal
Explore
Work Experience
8.4 yrs
GRE
319
Universities Applied
Sort By:
all
shortlisted
Academics & Work Experience
Undergrad Details
Electronics and Communication Engineering
Nsit
80.49%
Aggregate score and pattern
Work Experience(1)
Design Verification Engineer
Full time
Samsung Semiconductor Research India
June 2016 to Present
Skills(6)
System Verilog
UVM
C
C++
Python
Verilog And VHDL
SUBSCRIBE TO OUR NEWS LETTER
COLLEGE NOTIFICATIONSEXAM NOTIFICATIONSNEWS UPDATES
Download the Collegedunia app on 
© 2025 Collegedunia Web Pvt. Ltd. All Rights Reserved